Several graph matching and exact covering problems arising in VLSI low-power design optimization by clock gating are presented. To maximize the power savings, clock gating requires optimal grouping of Flip-Flops (FFs), which depends on FFs' data toggling correlations and probabilities. These naturally lead to optimal matching and exact covering problems. We present three problems arising by different clock-gating techniques. In a method called data-driven clock-gating, the corresponding covering problem is intractable but can practically be solved by appropriate heuristics. In another method called multi-bit flipflops, the covering problem is easily solvable in a closed-form, required only sorting. We finally present the covering problem arising in a new method called look-ahead clock-gating, for which the question of whether the exact covering problem is easy or difficult is left open.
. Data-driven clock circuit. Overhead hardware is shaded in gray.
having a closed-form solution which requires only sorting (elaborated in Section 3). Another clock-gating method called Look-Ahead Clock-Gating (LACG) has been proposed in [8] . There, the FFs groups are uniquely determined by the system's logic. MCECP arises, since in LACG the grouping of FFs group is of interest (elaborated in Section 4). The clock gating methods discussed in this paper with their underlying matching and covering algorithms have lately been implemented in industrial environments and are currently used by companies such as Intel [8] , Ceva and Mellanox [5] .
Covering problems implied by FFs toggling correlation
DDCG disables the clock signal driving a FF when the FF's state is not subject to change in the next clock cycle. A logic system comprising DDCG is illustrated in Fig. 1 , where its hardware overhead to generate the clock disabling signal is shaded in gray. A XOR gate checks whether a FF's state is subject to change, thus finding out whether its clock can be disabled in the next cycle. k XOR gates are ORed and latched to generate a joint gating signal for the k FFs. There is a tradeoff between the number of saved (disabled) clock pulses and the hardware overhead, and the optimal k minimizing the power consumption was derived in [4] .
The problem of which FFs should be placed in a group so as to minimize the power, and how to derive those groups, was studied in [6] . Let n FFs be clocked during m + 1 cycles, and a = (a 1 , . . . , a m ) be the activity of a FF. An entry a t = 0, 1 ≤ t ≤ m, if the FF stays unchanged (no toggling) from time t − 1 to time t, and a t = 1 otherwise. The term ∥a∥ =  m t=1 a t is proportional to the power consumed by the FF's switching. All the n (n
XORed to yield the number   a i ⊕ a j   of redundant clock pulses occurring if FF i and FF j are grouped and share a common gater. The smaller it is, the more desirable it is to jointly clock FF i and FF j .
To model the switching power consumed when driving FFs pairs (k = 2) with a common clock gater, an n-vertex complete weighted graph G (V , E, w) is defined. Assume w.l.o.g that n is even (we could otherwise add a never toggling artificial FF and set to zero the weight of its entire incident edges). A vertex v i ∈ V is associated with FF i 's activity a i . An edge e ij =  v i , v j  ∈ E is associated with a joint activity vector a i | a j , where the OR is a bit-wise operation. An edge e ij is assigned a weight w  
, be a vertex matching of G (V , E, w). The total power consumed by the gated clock signal is proportional to the number P of pulses driving the underlying FFs, given by
.
The term (a) of (1) is an essential component charged to the toggling of the individual FFs, independently of the pairing. Therefore, to consume minimum switching power it is necessary to minimize term (b), which turns into the well-known Minimal Cost Perfect graph Matching (MCPM) problem [9] , for which polynomial complexity algorithms are known [10] .
The extension for k > 2 is straightforward. Assume w.l.o.g that n is divisible by k. (We could otherwise add never toggling artificial FFs.) A complete k-uniform weighted hypergraph H (V , E, w) is defined, where for a subset v ⊂ V and |v| = k, e v = {v u } u∈v ∈ E defines a hyper edge. It follows that |E| =  n k  . A hyper edge e v is associated with a joint activity vector  u∈v a u , defined by the bit-wise ORing of the k toggling vectors. A hyper edge e v is assigned the weight (2), which is the total number of redundant clock pulses incurred by clocking the k FFs corresponding to e v with a common gater.
Let E ′ ⊂ E be an exact cover of the vertices of H (V , E, w) by n/k hyper edges (a vertex belongs to one and only one hyper edge). The total power consumed by the clock signal is proportional to the total number P of pulses driving the FFs, given in (3). The term (a) is an essential power component charged to the toggling of the individual FFs, and is independent of the grouping.
To consume minimum switching power it is necessary to minimize term (b), a problem shown in [6] to be NP-hard. With the above formulation, a solution of the problem can be obtained by solving the well-known NP-hard weighted Set Partitioning Problem (SPP) [11] . There, hyper edges are the variables covering the vertex constraints. The practical heuristic solution of the SPP is using iterations of MCPM and considerations of the physical proximity constraints of related FFs. Cases where n is not divisible by k and other implementation details can be found in [5, 6] . Iterative application of MCPM for block-level clock gating was proposed in [12] .
Covering problems implied by FFs toggling probabilities
While the above grouping relied on toggling correlations measured by XORing, we subsequently describe a grouping based on toggling probabilities. Shown in Fig. 2 , an ordinary 1-bit FF is composed of two cascaded master and slave latches, driven by a clock CLK. Most of the energy within a FF is consumed by its internal clock driver. Data is usually stored in individual FFs, each having its own internal clock driver. In an attempt to reduce the clock power, several FFs are grouped into a module such that a common clock driver is used for all. A technique called Multi-Bit Flip-Flop (MBFF) is lately being adopted by the VLSI industry [13, 14] . A grouping of two individual FFs into 2-bit MBFF is shown in Fig. 2 . Notice that the clock driver in the MBFF is common to both FFs.
Groups of k FFs are called k-bit MBFF. The power savings of a MBFF depend on the amount of the average (expected) data toggling probability p of its individual FFs, called data toggling probability, switching probability, or shortly probability. We use those terms interchangeably. By definition, there is 0 ≤ p ≤ 1, where p = 0 when the data is never toggling and p = 1 when the data is toggling at every clock cycle. In typical VLSI systems 0 < p ≤ 0.2. Simulations of 2-bit MBFF (k = 2) in [7] showed energy reduction of 35% for p = 0.05, and 15% for p = 0.95. Simulations for 4-bit MBFF (k = 4) showed higher savings of 55% for p = 0.05 and 23% for p = 0.95 [7] .
Application of DDCG to MBFF was proposed in [14] . It took advantage of the FFs that are anyway grouped in MBFF, to derive a joint clock enabling signal with a relatively small hardware overhead. To simplify the FF grouping that minimizes the energy, it was proposed in [7] to consider FF toggling probabilities rather than toggling correlation, as in [5, 6] . The implied optimization problem is a kind of k-MCECP, where for k = 2 it turns into a MCPM problem. It has been proven in [7] that for power cost model based on toggling probabilities rather than on toggling correlations, the implied MCECP is well-solvable, requires only sorting.
Denote by E 1 the energy consumed by an ordinary 1-bit FF. Shown by simulations, E 1 grows with the FF's toggling probability p as follows:
The parameter α 1 is the energy of the FF's internal clock driver, and the parameter β 1 is the energy of data toggling. For 2-bit MBFF there are three possible scenarios: none of the FFs toggle, a single FF toggles, and both FFs toggle. Assuming data toggling independence, the energy consumption E 2 is
The parameter α 2 is the energy of the internal clock driver which drives the two FFs, and the parameter β 2 is the per-bit data toggling energy of the 2-bit MBFF.
For the general case of k-bit MBFF, let α k be the energy of the MBFF's internal clock driver driving the k FFs, and let β k be the per-bit data toggling energy in the k-bit MBFF. Considering all the combinations of toggling FFs, the energy
Rearrangement of (6) and showing by induction that
It was shown in [6] that the energy savings factor obtained from circuit simulations matches the ratio kE 1 (p) /E k (p) for k ≥ 2. Obviously, the lower the p, the higher the saving will be.
Let FF i and FF j be two FFs toggling independently of each other with probabilities p i and p j , respectively. We denote by FF (i,j) their grouping (pairing) in the formation of a 2-bit MBFF. Similar to (5), the energy E (i,j) consumed by FF (i,j) is
, which is independent of the pairing. Once clock-gating is applied to MBFFs, pairing considerably matters for energy consumption. Since in MBFF the clock signal is common, when none of FF i and FF j changes its data, the clock pulse of FF (i,j) is disabled and its internal clock driver does not waste any switching energy. When both FF i and FF j change their data, the clock pulse of FF (i,j) is enabled and the switching energy of the internal clock driver is fully useful, hence is no energy waste. A waste happens when one FF is toggling, while its counterpart does not. There, the common clock pulse is enabled, driving both FFs, whereas only one needs it, thus causing a waste W (i,j) of half of the internal clock driver energy, given by
We are interested in minimizing W (i,j) . Let us pair four FFs in 2-bit clock-gated MBFFs. The following energy waste results in
While the term (a) of (9) is not dependent on the pairing, the term (b) is.
The above observation hints that optimal 2-bit MBFF grouping prefers pairs of FFs whose switching probabilities are close to each other. The generalization for pairing of n FFs is subsequently discussed. Let n be even and P : 
be a pairing of FF 1 , FF 2 , . . . , FF n in n/2 2-bit clock-gated MBFFs. The following energy waste W (P) results in
W (P) is minimized when  n/2 i=1 p s i p t i is maximized. The optimal pairing can be found in polynomial time by applying a MCPM [10] to the n-vertex complete weighted graph, the vertices of which are FF i and its edge weights are p i p j , 1 ≤ i < j ≤ n. A closed-form simpler solution of O (n log n) time complexity has been obtained in [7] , as follows.
Theorem 1. Let n be even and
is minimizing W (P)
given in (10) .
In case of odd n it is possible to exclude either FF 1 or FF n and obtain solutions for the corresponding problems of n − 1 FFs, from which the better one is chosen. The hardware overhead involved in clock-gating may sometimes make its application questionable for groups comprising two FFs. It has been shown in [4] waste is
(1 − p t ) . (11) Assume that n is divisible by k (non-divisible n is discussed later). It has been shown in [7] that the MBFF k-bit grouping of the n FFs that minimizes the energy waste can be found in O (n log n) time complexity by sorting. Let P :
be a grouping of FF 1 , FF 2 , . . . , FF n in n/k k-bit clock-gated MBFFs, and let W (sk(i−1)+1,...,ski) be the energy waste of FF (sk(i−1)+1,...,ski) , as given in (11) . The following energy waste W (P) results in
The optimal grouping implies a k-MCECP that is NP-hard in general. In the setting of our problem though, where the costs of the groups are determined by sum of probabilities products, it is well-solvable [7] .
Theorem 2. Let n be divisible by k and let
If n is not divisible by k, let r = n mod k, 0 ≤ u ≤ r, 0 ≤ v ≤ r and u + v = r. We ignore the first u FFs with the smallest probabilities and the last v FFs with the largest probabilities. It results in r + 1 instances of grouping n − r FFs in (n − r) /k k-bit MBFFs, plus another two MBFFs, one of u bits and another of v bits. From those r + 1 instances, the one yielding the smallest energy is optimal. It is important to note that the above analysis assumed FFs toggling independency, which is a worst-case assumption, while real FFs toggling may be correlated. This however is a fortunate situation, where the real power being saved in the hardware can only be higher than anticipated by the worst-case modeling.
Covering problems implied by look-ahead clock-gating
Look-ahead clock-gating (LACG) has lately been proposed in [8] . It is addressing two goals: making gating applicable for large and general designs, and avoiding the tight timing constraints of DDCG. Similar to DDCG, LACG is based on XORing the FF's output and input as in Fig. 1 . However, while in DDCG it is used to disable the clock pulse of that FF in the next clock cycle, LACG uses it to generate clock disabling signals one cycle ahead of time for other FFs in the system, whose data depend on that FF. This has considerable timing advantage over DDCG. Another fundamental difference of LACG from DDCG and MBFF is that in LACG the grouping of FFs to produce the clock enable signal is uniquely defined by the underlying logic, independently of FFs toggling probabilities and correlations. source FFs, shown pictorially by their trees overlap. An alternative gating implementation is shown in Fig. 4(b) were the OR logic is merged and a single gater is used for the two FFs. The larger the overlap, and the more e i and e j are correlated, the more desirable the merge will be.
The dynamic power consumption, denoted as c dyn , is obtained by the product of capacitance with signal switching probability. Two factors affect the clock-gating logic merging. The first is the similarity of the OR logic used in different target FFs. It indicates how much capacitance will be saved by the merging. The other is the correlation of the clock enabling signals, produced by the OR logic of each target FFs. c dyn is obtained by their product. Let n target FFs be clocked during m + 1 cycles and a = (a 1 , . . . , a m ) be an enabling signal produced by an OR tree. An element a t , 1 ≤ t ≤ m, corresponds to clock ticks, where a t = 1 if the clock is enabled and a t = 0 otherwise. The term ∥a∥ =  m t=1 a t counts the cycles of an enabled clock.
OR logic merging reduces hardware overhead, but does not come for free. The number of redundant clock pulses is increased since the clock gater is driven by a wider tree comprising more source FFs, thus increasing the clock enabling probability. To tradeoff the gain and loss, let S (FF i ) and S  
count the cycles of enabled clock. The power consumed by the gating is thus
The number of inputs of the merged OR logic is k Fig. 4(b) , the merging eliminates one gater.
The amount k
  indicates how much of the OR logic is shared by the merge, and thus being saved. The power P ij consumed by the merged OR trees in Fig. 4 (b) is proportional to
where the OR a i | a j and the AND a i ∩ a j are bit-wise operations. Subtracting (14) from ( 
Maximal savings occurs when S (FF i ) = S  
